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Abstract. Adiabatic quantum-flux-parametron (AQFP) logic is an energy-efficient 
superconductor logic. It operates with zero static power dissipation and very low dynamic 
power dissipation owing to adiabatic switching. In previous numerical studies, we have 
evaluated the energy dissipation of basic AQFP logic gates and demonstrated sub-kBT switching 
energy, where kB is Boltzmann’s constant and T is the temperature, by integrating the product of 
the excitation current and voltage associated with the gates over time. However, this method is 
not applicable to complex logic gates, especially those in which the number of inputs is different 
from the number of outputs. In the present study, we establish a systematic method to evaluate 
the energy dissipation of general AQFP logic gates. In the proposed method, the energy 
dissipation is calculated by subtracting the energy dissipation of the peripheral circuits from that 
of the entire circuit. In this way, the energy change due to the interaction between gates, which 
makes it difficult to evaluate the energy dissipation, can be deducted. We evaluate the energy 
dissipation of a MAJ gate using this method.  
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I. Introduction 
Various superconductor logic families have been developed to realize future energy-efficient 
computing systems. Rapid single-flux-quantum (RSFQ) logic1 is one of the most well-known 
superconductor logic families and several prototype RSFQ microprocessors have been 
demonstrated2. In RSFQ logic, the power dissipation is dominated by the static power 
dissipation caused by bias resistors. The power dissipation of an RSFQ circuit is given by 
<IbVbN, where <Ib is the average bias current, Vb is the bias voltage, and N is the number of 
Josephson junctions. To eliminate static power dissipation in the bias network, more 
energy-efficient superconductor logic families, such as energy-efficient RSFQ (ERSFQ) logic3 
and reciprocal-quantum-logic (RQL)4, have been proposed. With the static power dissipation 
eliminated, the power dissipation in these energy-efficient logic families is dominated by the 
dynamic energy dissipation of Josephson junctions, given by Ic0, where Ic is the critical 
current of Josephson junctions, 0 is the flux quantum, and  is a logic-dependent factor.  is 
0.75 and 0.33 for ERSFQ logic and RQL, respectively3,4. The power dissipation of a circuit 
designed using ERSFQ or RQL is thus given by <Ic0Nf, where <Ic is the average critical 
current and f is the operating frequency. The literature regarding RQL5 has experimentally 
verified this energy estimation method and reported a power dissipation of 0.626 nW per 
junction at 6.21-GHz operation, which is much smaller than that in RSFQ logic (approximately 
300 nW per junction). As described above, energy estimation methods have been established for 
both RSFQ and more energy-efficient logic families, which are important for improving the 
energy efficiency of large-scale superconductor circuits6,7. 
 The adiabatic quantum-flux-parametron (AQFP) 8 is an adiabatic superconductor logic 
family based on the quantum-flux-parametron 9,10. The switching energy (energy dissipation per 
clock cycle) of an AQFP gate can be reduced to less than Ic0 by using adiabatic switching11,12, 
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in which the potential energy of a logic gate gradually changes from a single-well shape to a 
double-well shape so that the logic state can change quasi-statically. In a previous study13, we 
calculated the switching energy of an AQFP buffer and numerically demonstrated a switching 
energy less than the thermal energy kBT, where kB is Boltzmann’s constant and T is the 
temperature. We also calculated the energy dissipation of reversible AQFP logic gates14. In both 
the above, the energy dissipation was calculated by integrating over time the excitation current 
and voltage associated with the gate under test. However, this method is not applicable to more 
complex logic gates, especially those in which the number of inputs is different from the 
number of outputs. This is because in AQFP logic, not only do the power supplies perform work 
on the logic gates, but the logic gates also perform work on the power supplies, whereas in 
conventional superconductor logic it is only the power supplies that perform work. Thus, the 
work performed by the power supplies is not always equal to the energy dissipation, which 
makes it difficult to calculate the energy dissipation of AQFP logic gates, as will be shown later. 
Also, note that the energy dissipation of some AQFP logic gates strongly depends on the input 
data14. Thus, unlike in conventional superconductor logic, the energy dissipation of an AQFP 
logic gate cannot be simply determined from the junction count. As a result, it is currently 
difficult to estimate the energy dissipation of complex AQFP circuits.  
 In the present study, we propose a systematic method to evaluate the energy 
dissipation of arbitrary AQFP logic gates. First, we explain how the energy dissipation of a 
buffer can be calculated and why it is difficult to calculate the energy dissipation of more 
complex logic gates. Then, we describe the proposed method, where the energy dissipation of 
the logic gate under test is calculated by subtracting the energy dissipation of the peripheral 
circuits from that of the entire circuit. Using this method, we calculate the energy dissipation of 
a somewhat complex logic gate, a majority (MAJ) gate.  
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II. Energy evaluation of AQFP buffers 
First, we consider the energy dissipation of the simplest AQFP logic gate, i.e., a buffer. To 
calculate the energy dissipation of an AQFP buffer, we prepare a somewhat long buffer chain, as 
shown in Fig. 1(a). This is because the logic gates near the input current sources and those near 
the terminating ports behave differently from the other gates15. Each buffer is excited by the ac 
excitation current Ix,i and operates as follows. As Ix,i ramps up, one of the Josephson junctions J1 
or J2 switches depending on the polarity of the input current Iin,i, and the state current Ist,i appears 
through Lq. The polarity of Ist,i represents the logic state of the gate: a positive Ist,i represents a 
logic 1, while a negative Ist,i represents a logic 0. Finally, the output current Iout is generated 
through the transformer composed of Lq and Lout. Figure 1(b) illustrates waveforms showing 
how the data propagates from buffer i-1 to buffer i+1, where i ∈ {1, 2, 3, …}. Ix,i-1, Ix,i, and Ix,i+1 
are the excitation currents applied to buffers i-1, i, and i+1, respectively. Ist,i-1, Ist,i, and  Ist,i+1 are 
the state currents of buffers i-1, i, and i+1, respectively. For simplicity, we assumed the profile 
of the excitation currents to be trapezoidal, whereas, in the actual circuit implementation, 
sinusoidal excitation currents are used16. This figure shows that the data, a logic 1, propagates as 
the buffers are excited in turn by the excitation currents.  
 We now discuss how to calculate the energy dissipation of buffer i using the time 
evolution of the potential energy of the buffer, shown in Fig. 1(c). A through E represent the 
stages during excitation defined in Fig. 1(b). At stage A, Ix,i is in the low level, so the potential 
energy of buffer i is a single-well shape. Between stages A and B, buffer i switches to a logic 1 
as Ix,i ramps up gradually, because buffer i-1 applies a positive Iin,i to buffer i and tilts its 
potential energy towards a logic 1. During this switching event, the potential energy evolves 
from a single-well shape into a double-well shape. As a result, the energy of buffer i changes by 
Eexc,i (> 0) at stage B. Between stages B and C, Ix,i-1 ramps down and buffer i-1 is reset. At 
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stage C, buffer i-1 does not apply a signal current to buffer i and thus the potential energy of 
buffer i is no longer tilted. As a result, the energy of buffer i changes by Efor,i-1,i (> 0) at stage C. 
Between stages C and D, Ix,i+1 ramps up and buffer i+1 switches to a logic 1. Since AQFP gates 
are symmetrical from the viewpoint of the schematics, buffer i+1 applies a back-action current 
to buffer i 14. As a result, buffer i is tilted again towards a logic 1 and its energy changes by 
Ebac,i+1,i (< 0) at stage D. Finally, Ix,i ramps down between stages D and E and buffer i is reset. 
Thus, the energy of buffer i changes by Eres,i (< 0) at stage E. From the above, the energy 
change of buffer i during an excitation cycle (from stage A to E) is given by: 
∆𝐸𝑖 = ∆𝐸exc,𝑖 + ∆𝐸res,𝑖 + ∆𝐸for,𝑖−1,𝑖 + ∆𝐸bac,𝑖+1,𝑖, (1) 
where Eexc,i and Eres,i are caused by the work performed by Ix,i, while Efor,i-1,i and Ebac,i+1,i 
are caused by the work performed by Ix,i-1 and Ix,i+1, respectively. This equation indicates that Ix,i 
performs work not only on buffer i but also on buffers i-1 and i+1. Therefore, since the work is 
given by the sum of the free energy change and dissipated work17, the work performed by Ix,i 
can be given by: 
𝑊𝑖 = ∆𝐸exc,𝑖 + ∆𝐸res,𝑖 + ∆𝐸bac,𝑖,𝑖−1 + ∆𝐸for,𝑖,𝑖+1 + 𝐸diss,𝑖, (2) 
where Ediss,i is the dissipated work, which is defined as the energy dissipation of buffer i. In the 
present study, we assume that every logic operation is deterministic (i.e., there is no entropy 
change), so we do not distinguish between free energy change and energy change. Thus, Eq. 2 is 
described in the form of energy change, rather than free energy change. Since the schematic of 
the buffer chain is symmetrical, it is reasonable to assume that the forward work performed by 
Ix,i on buffer i+1 and the backward work performed by Ix,i on buffer i-1 cancel each other out, 
that is: 
∆𝐸 = ∆𝐸for,𝑖,𝑖+1 = −∆𝐸bac,𝑖,𝑖−1, (3.a) 
∆𝐸exc,𝑖 = −∆𝐸res,𝑖. (3.b) 
 6 
 
Using these equations, Eq. 2 can be reduced to Wi = Ediss,i, which shows that the energy 
dissipation of buffer i can be obtained from the work performed by Ix,i. The work performed by 
Ix,i can be calculated by integrating the product of Ix,i and the excitation voltage across the 
excitation inductors [Lx1 and Lx2 in Fig. 1(a)] over time. In previous studies13,15, we calculated 
the energy dissipation of buffers using this method and obtained reasonable results compared to 
analytical estimations.  
III. Energy evaluation of general AQFP logic gates 
Next, we consider the general logic gate shown in Fig. 2, where the circuit under test (CUT) is 
surrounded by peripheral buffers to isolate it from the input current sources and terminating 
ports, as with the case of a buffer chain. The CUT is powered by the excitation current Ix,i and 
has m input ports and n output ports, where m and n are arbitrary natural numbers. In a similar 
way to the derivation of Eq. 2, the work performed by Ix,i can be given by: 
𝑊CUT = ∆𝐸exc,𝑖 + ∆𝐸res,𝑖 + ∑ ∆𝐸bac,𝑖,𝑗
𝑖−1
𝑗=𝑖−𝑚
+ ∑ ∆𝐸for,𝑖,𝑗
𝑖+𝑛
𝑗=𝑖+1
+ 𝐸diss,CUT, (4) 
where Ediss,CUT is the energy dissipation of the CUT. For simplicity, we assume that Eq. 3 is true 
for the CUT, and thus Eq. 4 is reduced to: 
𝑊CUT = 𝐸diss,CUT − (𝑚 − 𝑛)∆𝐸, (5) 
which clearly shows that if n ≠ m (e.g., the CUT is a MAJ gate or an AND gate), the energy 
dissipation of the CUT cannot be obtained from the work performed by Ix,i, unlike the case of a 
buffer. Therefore, complex logic gates in which the number of inputs is different from the 
number of outputs require different methods for energy evaluation.  
We now look at the total work performed on the entire circuit shown in Fig. 2. The 
total work Wtot performed by the excitation currents Ix,1 through Ix,N, where N is the total number 
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of gates, is given by: 
𝑊tot =∑𝑊𝑗
𝑁
𝑗=1
=∑𝐸diss,𝑗
𝑁
𝑗=1
. (6) 
This equation does not include terms representing the energy change as the total energy of the 
entire circuit shown in Fig. 2 does not increase or decrease for an excitation cycle. Eq. 6 shows 
that while the energy dissipation of the CUT cannot be directly obtained from the work, the total 
energy dissipation of the entire circuit can be obtained from the total work, and that the energy 
dissipation of the CUT can be obtained by subtracting the energy dissipation of the peripheral 
buffers from that of the entire circuit. The work Wper performed by the excitation currents (Ix,1 
through Ix,i-1 and Ix,i+1 through Ix,N) coupled to the peripheral buffers is given by: 
𝑊per = 𝑊tot −𝑊CUT 
=∑𝐸diss,𝑗
𝑖−1
𝑗=1
+ ∑ 𝐸diss,𝑗
𝑁
𝑗=𝑖+1
+ (𝑚 − 𝑛)∆𝐸 
= 𝐸diss,per + ∆𝐸per, 
(7) 
where 
𝐸diss,per =∑𝐸diss,𝑗
𝑖−1
𝑗=1
+ ∑ 𝐸diss,𝑗
𝑁
𝑗=𝑖+1
, (8.a) 
∆𝐸per = (𝑚 − 𝑛)∆𝐸. (8.b) 
Importantly, Ediss,per and Eper in Eq. 7 can be individually obtained by simulating Wper as a 
function of the operating frequency f. This is because buffers always operate adiabatically13, so 
that Ediss,per should be proportional to f, while Eper is independent of f. Therefore, Eper can be 
specified by extrapolating the simulation results of Wper as a function of f, as will be shown later. 
 From the above, the energy dissipation of the CUT is given by: 
𝐸diss,CUT = 𝑊tot −𝑊per + ∆𝐸per. (9) 
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Note that Wtot and Wper can be obtained by integrating the excitation currents and voltages of the 
associated logic gates over time, and that Eper can be obtained by extrapolating the simulation 
results of Wper, even though we cannot obtain Eper analytically.  
IV. Numerical simulation 
Here, we take a MAJ gate as an example to show how to calculate the energy dissipation of 
general logic gates using Eq. 9. We use the schematic shown in Fig. 3(a), where a three-input 
MAJ gate is surrounded by peripheral buffers. The entire circuit is powered and clocked by a 
pair of ac excitation currents with a phase separation of 90° (Ix1 and Ix2), which apply an ac 
magnetic flux with an amplitude of 0.50 to each gate. The dc offset current Id applies a dc 
magnetic flux of 0.50 to each gate. In this way, logic operations are performed with a phase 
separation of 90°. More details regarding excitation methods in AQFP logic can be found in the 
literature16. In the numerical simulation, we use AQFP logic gates based on the previous study16 
and device parameters for the AIST 10-kA/cm2 Nb high-speed standard process (HSTP)16. The 
numerical simulation is conducted using the Josephson circuit simulator, JSIM18. Figure 3(b) 
shows example transient analysis results for the MAJ gate for f = 5 GHz, where f corresponds to 
the frequency of Ix1 and Ix2. Iina, Iinb, and Iinc are the input currents. Ista, Istb, and Istc are the state 
currents of the buffers in the first excitation phase, and Istq is that of the buffer in the last 
excitation phase. The figure shows that the MAJ gate operates correctly.  
 First, Wtot is calculated as follows: 
𝑊tot = ∫ (𝐼x1𝑉x1 + 𝐼x2𝑉x2)d𝑡
1/𝑓
0
, (10) 
where Vx1 and Vx2 are the voltages across the current sources Ix1 and Ix2, respectively [see Fig. 
3(a)]. Figure 4(a) shows the calculated Wtot as a function of f for (a, b, c) = (1, 1, 1) and (1, 0, 1), 
where a, b, and c are the logic of the input currents. Note that Wtot is always positive since Wtot 
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represents the energy dissipation of the entire circuit, as shown in Eq. 6. The reason why Wtot 
varies depending on the inputs is because the thermodynamically irreversible operation causes a 
non-adiabatic state transition14. For (a, b, c) = (1, 0, 1), the inputs cannot be restored from the 
output (q = 1), i.e., the MAJ gate cannot operate thermodynamically reversibly and causes a 
non-adiabatic state transition. On the other hand, the MAJ gate can operate thermodynamically 
reversibly for (a, b, c) = (1, 1, 1) because q = 1 restores (a, b, c) = (1, 1, 1) by operating the 
MAJ gate in a time-reversed way. The details of reversibility and energy dissipation in AQFP 
logic can be found in the literature14. Then, WCUT is calculated as follows: 
𝑊CUT = ∫ 𝐼x1𝑉CUTd𝑡
1/𝑓
0
, (11) 
where VCUT is the voltage across the excitation inductors of the MAJ gate [see Fig. 3(a)]. Figure 
4(b) shows the calculated -WCUT as a function of f. Unlike Wtot, WCUT is negative because WCUT 
includes the energy change due to interaction between gates (see Eq. 5), which can be negative 
depending on the values of m and n. This clearly shows that the energy dissipation of the MAJ 
gate cannot be directly obtained from WCUT, unlike the case of a buffer. Next, Wper is calculated 
as Wper = Wtot - WCUT, which is shown in Fig. 4(c). For both (a, b, c) = (1, 1, 1) and (1, 0, 1), Wper 
approaches non-zero values as f decreases. This is because Ediss,per approaches zero as f decreases, 
whereas Eper is independent of f. Eper can be obtained by applying a linear regression of f + 
, where  and  (= Eper) are the fitting parameters. The dashed lines in Fig. 4(c) are the linear 
regression for the simulation results, which shows that Eper = 1.48 × 10-21 J and 2.57 × 10-21 J 
for (a, b, c) = (1, 1, 1) and (1, 0, 1), respectively. Finally, Ediss,CUT is calculated using Eq. 9 with 
Wtot, Wper, and Eper obtained above, as shown in Fig. 4(d). As mentioned above, Ediss,CUT 
depends on the combination of (a, b, c); Ediss,CUT approaches a non-zero value for (a, b, c) = (1, 0, 
1) as f decreases due to the non-adiabatic state transition, whereas Ediss,CUT deceases in 
proportion to f for (a, b, c) = (1, 1, 1). Fig. 4(d) demonstrates that the proposed method can 
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evaluate the energy dissipation of complex AQFP logic gates.  
V. Conclusion 
We established a systematic method to evaluate the energy dissipation of complex AQFP logic 
gates, especially those in which the number of inputs is different from the number of outputs. 
The energy dissipation is calculated by subtracting the energy dissipation of the peripheral 
buffers from that of the entire circuit. We calculated the energy dissipation of a MAJ gate using 
this method. The next step is to evaluate the energy dissipation of other AQFP logic gates, such 
as an AND gate and a full adder, using the proposed method.  
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Fig. 1  Buffer chain. (a) Schematic. (b) Waveform. A logic 1 propagates through buffers i-1, i, 
and i+1. (c) Time evolution of the potential energy of buffer i. The potential is tilted by buffers 
i-1 and i+1.  
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Fig. 2  General logic gate with m inputs and n outputs.  
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Fig. 3  MAJ gate. (a) Schematic for simulation. The MAJ gate is isolated from the input 
current sources and terminating ports by the peripheral buffers. (b) Transient analysis results at 
5 GHz.  
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Fig. 4  Work and dissipation associated with a MAJ gate. (a) Total work performed by Ix1 and 
Ix2. (b) Work performed by the excitation current coupled to the MAJ gate. (c) Work performed 
by the excitation currents coupled to the peripheral buffers. (d) Energy dissipation of the MAJ 
gate.  
 
